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+
-Trees, which use prefetching to accelerate two important operations on B + -Tree indices: searches and range scans. To accelerate searches, pB + -Trees use prefetching to e ectively create wider nodes than the natural data transfer size: e.g., eight vs. one cache lines or disk pages. These wider nodes reduce the height of the B + -Tree, thereby decreasing the number of expensive misses when going from parent t o c hild without signi cantly increasing the cost of fetching a given node. Our results show that this technique speeds up search and update times by a factor of 1.2 1.5 for main-memory B + -Trees. In addition, it outperforms and is complementary to Cache-Sensitive B + -Trees." To accelerate range scans, pB + -Trees provide arrays of pointers to their leaf nodes. These allow the pB + -Tree to prefetch arbitrarily far ahead, even for nonclustered indices, thereby hiding the normally expensive cache misses associated with traversing the leaves within the range. Our results show that this technique yields over a sixfold speedup on range scans of 1000+ keys. Although our experimental evaluation focuses on main memory databases, the techniques that we propose are also applicable to hiding disk latency.
INTRODUCTION
As the gap between processor speed and both DRAM and disk speeds continues to grow exponentially, it is becoming increasingly important to make e ective use of caches to achieve high performance on database management systems. Caching exists at multiple levels within modern memory hierarchies: typically two or more levels of SRAM serves as caches for the contents of main memory in DRAM, which i n turn is a cache for the contents on disk. While database researchers have historically focused on the importance of this latter form of caching also known as the bu er pool", recent studies have demonstrated that even on traditional disk-oriented databases, roughly 50 or more of execution time is often wasted due to SRAM cache misses 1, 2, 10, 18 . For main-memory databases, it is even clearer that SRAM cache performance is crucial 19 . Hence several recent studies have revisited core database algorithms in an e ort to make them more cache friendly 5, 17, 19, 20, 21 . 
Cache Performance of B + -Tree Indices
Index structures are used extensively throughout database systems, and they are often implemented as B + -Trees. While database management systems perform several di erent operations that involve B + -Tree indices e.g., selections, joins, etc., these higher-level operations can be decomposed into two k ey lower-level access patterns: i searching for a particular key, which i n v olves descending from the root to a leaf node using binary search within a given node to determine which c hild pointer to follow; and ii scanning some portion of the index, which i n v olves traversing the leaves through a linked-list structure for a non-clustered index. For clustered indices, one can directly scan the database table after searching for the starting key. While search time is the key factor in single value selections and nested loop index joins, scan time is the dominant e ect in range selections.
To illustrate the need for improving the cache performance of both search and scan on B + -Tree indices, Figure 1 shows a breakdown of their simulated performance on a state-ofthe-art machine. For the sake of concreteness, we pattern the memory subsystem after the Compaq ES40 8 |details are provided later in Section 4. The search" experiment i n Figure 1 looks up 100,000 random keys in a main-memory B + -Tree index after it has been bulkloaded with 10 million keys. The scan" experiment performs 100 range scan operations starting at random keys, each of which scans through 1 million hkey, tupleIDi pairs retrieving the tupleID values. The results for shorter range scans|e.g., 1000 tuple scans|are similar. The B + -Tree node size is equal to the cache line size, which i s 6 4 b ytes. Each bar in Figure 1 is broken down into three categories: busy time, data cache stalls, and other stalls. Both search and scan accesses on B + -Tree indices the bars labeled B+"|we will explain the CSB+" bar later spend a signi cant fraction of their time|65 and 84, respectively|stalled on data cache misses. Hence there is considerable room for improvement.
Previous Work on Improving the Cache Performance of Indices
In an e ort to improve the cache performance of index searches for main-memory databases, Rao and Ross proposed two new types of index structures: Cache-Sensitive Search T rees" CSS-Trees 19 and Cache-Sensitive B + -T rees" CSB + -Trees 20 . The premise of their studies is the conventional wisdom that the optimal tree node size is equal to the natural data transfer size, which corresponds to the disk page size for disk-resident databases and the cache line size for main-memory databases. Because cache lines are roughly two orders of magnitude smaller than disk pages e.g., 64 bytes vs. 4 Kbytes, the resulting index trees for main-memory databases are considerably deeper. Since the number of expensive cache misses is roughly proportional to the height of the tree, it would be desirable to somehow increase the e ective fanout also called the branching factor of the tree, without paying the cost of additional cache misses that this would normally imply.
To accomplish this, Rao and Ross 19, 20 exploit the following insight: by restricting the data layout such that the location of each c hild node can be directly computed from the parent node's address or a single pointer, we can eliminate all or nearly all of the child pointers. Assuming that keys and pointers are the same size, this e ectively doubles the fanout of cache-line-sized tree nodes, thus reducing the height of the tree and the number of cache misses. CSSTrees 19 eliminate all child pointers, but do not support incremental updates and therefore are only suitable for readonly environments. CSB + -Trees 20 do support updates by retaining a single pointer per non-leaf node that points to a contiguous block of its children. Although CSB + -Trees outperform B + -Trees on searches, they still perform signicantly worse on updates 20 due to the overheads of keeping all children for a given node in sequential order within contiguous memory, especially during node splits.
Returning to Figure 1 While this is a signi cant improvement, over half of the remaining execution time is still being lost to data cache misses; hence there is signi cant room for further improvement. In addition, these search-oriented optimizations provide no bene t to scan accesses, which are su ering even more from data cache misses.
Our Approach: Prefetching B + -Trees
Modern microprocessors provide the following mechanisms for coping with large cache miss latencies. First, they allow multiple outstanding cache misses to be in ight simultaneously for the sake of exploiting parallelism within the memory hierarchy. F or example, the Compaq ES40 8 supports 32 in-ight loads, 32 in-ight stores, and eight outstanding o -chip cache misses per processor, and its crossbar memory system supports 24 outstanding cache misses. Second, to help applications take full advantage of this parallelism, they also provide prefetch instructions which enable software to move data into the cache before it is needed. Previous studies which did not target databases speci cally have demonstrated that for both array-based and pointer-based program codes, prefetching can successfully hide much o f the performance impact of cache misses by o v erlapping them with computation and other misses 13, 16 . Hence for modern machines, it is not the number of cache misses that dictates performance, but rather the amount o f exposed miss latency that cannot be successfully hidden through techniques such as prefetching.
In this paper, we propose and study Prefetching B + -Trees pB + -Trees, which use prefetching to limit the exposed miss latency. T ree-based indices such a s B + -Trees pose a major challenge for prefetching search and scan accesses since both access patterns su er from the pointer-chasing problem 13 : The data dependencies through pointers make it di cult to prefetch su ciently far ahead to limit the exposed miss latency. F or index searches, p B + -Trees reduce this problem by h a ving wider nodes than the natural data transfer size, e.g., eight vs. one cache lines or disk pages. These wider nodes reduce the height of the tree, thereby decreasing the number of expensive misses when going from parent t o c hild. The key observation is that by using prefetching, the wider nodes come almost for free: all of the cache lines in a wider node can be fetched almost as quickly as the single cache line of a traditional node. To accelerate index scans, w e introduce arrays of pointers to the B + -Tree leaf nodes which allow us to prefetch arbitrarily far ahead, thereby hiding the normally expensive cache misses associated with traversing the leaves within the range. Of course, indices may be frequently updated. Perhaps surprisingly, w e demonstrate that insertion and deletion times actually decrease with our techniques, despite any o v erheads associated with maintaining the wider nodes and the arrays of pointers.
Contributions of This Paper
This paper makes the following contributions. First, to our knowledge, this is the rst study to explore how prefetching can be used to accelerate search and scan operations on B + -Tree indices. We propose and study the Prefetching B + -Tree pB + -Tree. Second, we demonstrate that contrary to conventional wisdom, the optimal B + -Tree node size on a modern machine is often wider than the natural data transfer size, since we can use prefetching to fetch each piece of the node simultaneously. Our approach o ers the following advantages relative to CSB + -Trees: i we a c hieve better search performance because we can increase the fanout by more than the factor of two that CSB + -Trees provide e.g., by a factor of eight; ii we a c hieve better rather than worse performance on updates relative t o B + -Trees, because our improved search speed more than o sets any increase in node split cost due to wider nodes; and iii we do not require fundamental changes to the original B + -Tree data structures or algorithms. In addition, we nd that our approach i s c omplementary to CSB + -Trees. Third, we demonstrate how the pB + -Tree can e ectively hide over 90 of the cache miss latency su ered by non-clustered index scans, thus resulting in a factor of 6.5 8.7 speedup over a range of scan lengths. While our experimental evaluation is performed within the context of main memory databases, we believe that our techniques are also applicable to hiding disk latency, in which case the prefetches will move data from disk into main memory.
The remainder of this paper is organized as follows. Sections 2 and 3 discuss how p B + -Trees use prefetching to accelerate index searches and scans, respectively. T o quantify the bene ts of these techniques, we present experimental results in Section 4. Finally, w e discuss further issues and conclude in Sections 5 and 6, respectively. -Tree searches where a cache miss to memory takes 150 cycles, and a subsequent access can begin 10 cycles later 8 .
PREFETCHING INDEX SEARCHES
Recall that during a B + -Tree search, we start from the root, performing a binary search in each non-leaf node to determine which c hild to visit next. Upon reaching a leaf node, a nal binary search returns the key position. Regarding the cache behavior, we expect at least one expensive cache miss to occur each time we m o v e d o wn a level in the tree. Hence the numb e r o f c a c he misses is roughly proportional to the height of the tree minus any nodes that might remain in the cache if the index is reused. Thus, having wider tree nodes for the sake of reducing the height of the tree might seem like a good idea. Unfortunately, i n the absence of prefetching i.e. when all cache misses are equally expensive and cannot be overlapped, making the tree nodes wider than the natural data transfer size|i.e. a cache line for main-memory databases and a disk page for disk-resident databases|actually hurts performance rather than helps it, as has been shown in previous studies 19, 20 . The reason for this is that the number of additional cache misses at each node more than o sets the bene ts of reducing the number of levels in the tree.
As a small example, consider a main-memory B + -Tree holding 1000 keys where the cache line size is 64 bytes and the keys, child pointers, and tupleIDs are all four bytes. If we limit the node size to one cache line, then the B + -Tree will contain at least four levels. Figure 2a illustrates the resulting cache behavior, where the four cache misses cost a total of 600 cycles on our Compaq ES40-based machine model 8 . If we double the node width to two cache lines, the height of the B + -Tree can be reduced to three levels. However, as we see in Figure 2b , this would result in six cache misses, thus increasing execution time by 50.
With prefetching, however, it becomes possible to hide the latency of any miss whose address can be predicted sufciently early. Returning to our example, if we prefetch the second half of each t w o-cache-line-wide tree node so that it is fetched in parallel with the rst half|as illustrated in Figure 2c|we can achieve signi cantly better rather than worse performance compared with the one-cache-linewide nodes in Figure 2a . The extent to which the misses can be overlapped depends upon the implementation details of the memory hierarchy, but the trend is toward supporting greater parallelism. In fact, with multiple cache and memory banks and crossbar interconnects, it is possible to completely overlap multiple cache misses. Insertion: Since an index search is rst performed to locate the position for insertion, all of the nodes on the path from the root to the leaf are already in the cache before the real insertion phase. The only additional cache misses are caused by newly allocated nodes, which w e prefetch in their entirety before redistributing the keys.
Prefetching can also be used to accelerate the bulkload of a B + -Tree. However, because this is expected to occur infrequently, w e focus instead on the more frequent operations of search, insertion and deletion.
Qualitative Analysis
As discussed earlier in this section, we expect search times to improve through our scheme because it reduces the number of levels in the B + -Tree without signi cantly increasing the cost of accessing each level. What about the performance impact on updates? Updates always begin with a search phase, which will be sped up. The expensive operations only occur either when the node becomes too full upon an insertion and must be split, or when a node becomes empty upon a deletion and keys must be redistributed. Although node splits and key redistributions are more costly with larger nodes, the relative frequency of these expensive events should decrease. Therefore we expect update performance to be comparable to, or perhaps even better than, B + -Trees with single-line nodes. The space overhead of the index is strictly reduced with wider nodes. This is primarily due to the reduction in the number of non-leaf nodes. For a full tree, each leaf node contains d,1 hkey, tupleIDi pairs. The number of non-leaf nodes is dominated by the number of nodes in the level immediately above the leaf nodes, and hence is approximately N dd,1 . As the fanout d increases with wider nodes, the node size grows linearly but the number of non-leaf nodes decreases quadratically, resulting in a near linear decrease in the non-leaf space overhead.
Finally, a n i n teresting consideration is to determine the optimal node size, given prefetching. Should nodes simply be as wide as possible? There are two system parameters that a ect this answer. The rst is the extent to which the memory subsystem can overlap multiple cache misses. We quantify this as the latency of a full cache miss T1 divided by the additional time until another pipelined cache miss would also complete T next . We call this ratio i.e. With our data layout optimization of putting keys before child pointers, 3 4 of the node is read on average. Hence the average memory stall time for a search in a full tree is then w optimal increases to 22.
In summary, comparing our pB + -Trees with conventional B + -Trees, we expect better search performance, comparable or somewhat better update performance, and lower space overhead. Having addressed index search performance, we now turn our attention to index range scans.
PREFETCHING INDEX SCANS
Given starting and ending keys as arguments, an index range scan returns a list of either the tupleIDs or the tuples themselves with keys that fall within this range. First the starting key is searched in the B + -Tree to locate the starting leaf node. Then the scan follows the next-leaf pointers, visiting the leaf nodes in order. As the scan proceeds, the tupleIDs or tuples are copied into a return bu er. This process stops when either the ending key is found or the return bu er lls up. In the latter case, the scan procedure pauses and returns the bu er to the caller often a join node in a query execution plan, which then consumes the data and resumes the scan where it left o . Hence a range selection involves one key search and often multiple leaf node scan calls. Throughout this section, we will focus on range selections that return tupleIDs, although returning the tuples themselves or other variations is a straightforward extension of our algorithm, as discussed in the full paper 7 .
As we s a w already in Figure 1 , the cache performance of range scans is abysmal: 84 of execution time is being lost to data cache misses in that experiment. Figure 3a illustrates the problem: a full cache miss latency is su ered for each leaf node. A partial solution is to use the technique described in Section 2: If we make the leaf nodes multiple cache lines wide and prefetch each component of a leaf node in parallel, we can reduce the frequency of expensive cache misses, as illustrated in Figure 3b . While this is helpful, our goal is to fully hide the miss latencies to the extent permitted by the memory system, as illustrated in Figure 3c . In order to do that, we m ust rst overcome the pointer-chasing problem. Figure 4a illustrates the pointer-chasing p r oblem, which was observed by Luk and Mowry 13, 14 in the context of prefetching pointer-linked data structures i.e. linked-lists, trees, etc. in general-purpose applications. Assuming that three nodes worth of computation are needed to hide the miss latency, then when node ni in Figure 4a is visited, we w ould like to be launching a prefetch o f n o d e n i +3 . T o compute the address of node ni+3, w e w ould normally follow the pointer chain through nodes ni+1 and ni+2. H o w ever, this would incur the full miss latency to fetch ni+1 and then to fetch ni+2, before the prefetch o f n i +3 could be launched, thereby defeating our goal of hiding the miss latency of ni+3.
Solving the Pointer-Chasing Problem
Luk and Mowry proposed two solutions to the pointerchasing problem that are applicable to linked lists 13, 14 . The rst scheme data-linearization p r efetching i n v olves arranging the nodes in memory such that their addresses can be trivially calculated without dereferencing any pointers. For example, if the leaf nodes of the B + -Tree are arranged sequentially in contiguous memory, they would be trivial to prefetch. However, this will only work in read-only situations, and we w ould like to support frequent updates. The second scheme history-pointer prefetching i n v olves creating new pointers|called jump pointers|which point from a node to the node that it should prefetch. For example, Figure 4b shows how n o d e n i could directly prefetch n o d e n i +3 using three-ahead jump pointers.
In our study, w e will build upon the concept of jump pointers, but customize them to the speci c needs of B + -Tree indices. Rather than storing jump pointers directly in the leaf nodes, we instead pull them out into a separate array, which w e call the jump-pointer array, as illustrated in Figure 4c . To initiate prefetching, a back-pointer in the starting leaf node is used to locate the leaf's position within the jump pointer array; then based on the desired prefetching distance, an array o set is adjusted to nd the address of the appropriate leaf node to prefetch. As the scan proceeds, the prefetching task simply continues to walk ahead in the jump-pointer array which itself is also prefetched without having to dereference the actual leaf nodes again.
Jump-pointer arrays are more exible than jump pointers stored directly in the leaf nodes. We can adjust the prefetching distance by simply changing the o set used within the array. This allows dynamic adaptation to changing performance conditions on a given machine, or if the code migrates to di erent machines. In addition, the same jump-pointer array can be reused to target di erent latencies in the memory hierarchy e.g., disk latency vs. memory latency.
From an abstract perspective, one might think of the jump-pointer array as a single large, contiguous array, a s i llustrated in Figure 5a . This would be e cient in read-only situations, but in such cases we could simply arrange the leaf nodes themselves contiguously and use data-linearization prefetching 13, 14 . Therefore a key issue in implementing jump-pointer arrays is to handle updates gracefully. 
Implementing Jump-Pointer Arrays to Support Efficient Updates
Let us brie y consider the problems created by updates if we attempted to maintain the jump-pointer array a s a single contiguous array a s s h o wn in Figure 5a . When a leaf is deleted, we can simply leave an empty slot in the array. H o w ever, insertion can be very expensive. When a new leaf is inserted, an empty slot needs to be created in the appropriate position for the new jump pointer. If no nearby empty slots could be located, this could potentially involve copying a very large amount of data within the array i n order to create the empty slot. In addition, for each jumppointer that is moved within the array, the corresponding back-pointer from the leaf node into the array also needs to be updated, which could be very costly too. Clearly we would not want t o p a y such a high cost upon insertions.
We improve upon the naive contiguous array implementation in the following three ways. First, we break the contiguous array i n to a chunked linked list|as illustrated in Figure 5b|which allows us to limit the impact of an insertion to its corresponding chunk. We will discuss the chunk size selection later in Section 3.3.
Second, we actively attempt to interleave empty slots within the jump-pointer array so that insertions can proceed quickly. During bulkload or when a chunk splits, the jump pointers are stored such that empty slots are evenly distributed to maximize the chance of nding a nearby empty slot for insertion. When a jump-pointer is deleted, we simply leave a n empty slot in the chunk.
Finally, w e alter the meaning of the back-pointer in a leaf node to its position in the jump-pointer array such that it is merely a hint. The pointer should point to the correct chunk, but the position within that chunk may be imprecise. Therefore when moving jump pointers in a chunk for inserting a new leaf address, we do not need to update the hints for the moved jump pointers. We only update a hint eld when: i the precise position in the jump-pointer array is looked up during range scan or insertion, in which case the leaf node should be already in cache and updating the hint is almost free; and ii when a chunk splits and addresses are redistributed, in which case we are forced to update the hints to point to the new chunk. The cost of using hints, of course, is that we need to search for the correct location within the chunk in some cases. In practice, however, the hints appear to be good approximations of the true positions, and searching for the precise location is not a costly operation e.g., it should not incur any cache misses.
In summary, the net e ect of these three enhancements is that nothing moves during deletions, typically only a small number of jump pointers between the insertion position and the nearest empty slot move during insertions, and in neither case do we normally update the hints within the leaf nodes. Thus we expect jump-pointer arrays to perform well during updates.
Algorithm and Qualitative Analysis
Having described the data structure to facilitate prefetching, we n o w describe our prefetching algorithm. Recall that the basic range scan algorithm consists of a loop that visits a leaf on each iteration by following a next-leaf pointer.
To support prefetching, we add prefetches both prior to this loop for the startup phase, and inside the loop for the steady-state phase. Let k be the desired prefetching distance, in units of leaf nodes we discuss below h o w to select k. During the startup phase, we issue prefetches for the rst k leaf nodes. 3 These prefetches proceed in parallel, exploiting the available memory hierarchy bandwidth. During each loop iteration i.e. in the steady-state phase, prior to visiting the current leaf node in the range scan, we prefetch the leaf node that is k nodes after the current leaf node. The goal is to ensure that by the time the basic range scan loop is ready to visit a leaf node, that node is already prefetched into the cache. With this framework in mind, we n o w describe further details of our algorithm.
First, in the startup phase, we m ust locate the jump pointer of the starting leaf within the jump-pointer array. To do this, we follow the hint pointer from the starting leaf to see whether it is precise|i.e. whether the hint points to a pointer back to the starting leaf. If not, then we start searching within the chunk in both directions relative to the hint position until the matching position is found. As discussed earlier, the distance between the hint and the actual position appears to be small in practice.
Second, we need to prefetch the jump-pointer chunks as well as the leaf nodes, and handle empty slots in the chunks. During the startup phase, both the current c h unk and the next chunk are prefetched. When looking for a jump pointer, we test for and skip all empty slots. If the end of the current c h unk is reached, we will go to the next chunk to get the rst non-empty jump-pointer there is at least one nonempty jump pointer or the chunk should have been deleted. We then prefetch the next chunk ahead in the jump-pointer array. Because we always prefetch the next chunk before prefetching any leaf nodes pointed to by the current c h unk, we expect the next chunk to be in the cache by the time we access it.
Third, although the actual number of tupleIDs in the leaf node is unknown when we do range prefetching, we will assume that the leaf is full and prefetch the return bu er area accordingly. T h us the return bu er will always be prefetched su ciently early.
We n o w discuss how to select the prefetching distance and the chunk size.
Selecting the prefetching distance k. The prefetching distance k, in units of nodes to prefetch ahead is se-lected as follows. Normally this quantity is derived by dividing the expected worst-case miss latency by the computation time spent on one leaf node similar to what has been done in other contexts 16 . However, because the computation time associated with visiting a leaf node during a range scan is quite small relative to the miss latency, w e will assume that the limiting factor is the memory bandwidth. Roughly speaking, we can estimate this bandwidth-limited prefetching distance as
where B is the normalized memory bandwidth and w is the number of cache lines per leaf node, as de ned in Table 1 .
In practice, there is no problem with increasing k a bit to create some extra slack, because any prefetches that cannot proceed are simply bu ered within the memory system. 4 Selecting the chunk size c. Chunks must be sufciently large to ensure that we only need to prefetch one chunk ahead to hide the miss latency of accessing the chunks themselves. Recall that during the steady-state phase of a range scan, when we get to a new chunk, we immediately prefetch the next chunk ahead so that we can overlap its fetch time with the time it takes to prefetch the leaf nodes associated with the current c h unk. Since the memory hierarchy only has enough bandwidth to initiate B cache misses during the time it takes one cache miss to complete, the chunks would clearly be large enough to hide the latency of fetching the next chunk if they contained at least B leaf pointers there is at least one cache line access for every leaf visit. For a full tree with no empty leaf slots and no empty chunk slots, each cache line can hold 2m leaf pointers since there are only pointers and no keys, in which case we can estimate the minimum chunk size in units of cache lines as To account for empty c h unk slots, we can multiply the denominator in equation 3 by the occupancy of chunk slots a value similar to the bulkload factor, which w ould increase c somewhat. Another factor that could in theory dictate the minimum chunk size is that each c h unk should contain at least k leaf pointers so that our prefetching algorithm can get su ciently far ahead. However, since k B from equation 2, the chunk size in equation 3 should be su cient.
Increasing c beyond this minimum value to create some extra slack for empty leaf nodes and empty c h unk slots does not hurt performance in practice. 4 Remarks. Given su cient memory system bandwidth, our prefetching scheme hides the full memory latency experienced at every leaf node visited during range scan operations. With the data structure improvements in Section 3.2, we also expect good performance on updates. However, there is a space overhead associated with the jump-pointer array. Since the jump pointer array only contains one pointer per leaf node, the space overhead is relatively small. Since a next-leaf pointer and a back-pointer are stored in every leaf, there are at most d , 2 hkey, tupleIDi pairs in every leaf nodes d is de ned in Table 1 . So the jump pointer for a full leaf node only takes 1 2d,2 as much space as the leaf node. Given our technique described earlier in Section 2 for creating wider B + -Tree nodes, the resulting increase in the fanout d will help reduce this overhead. How- 4 Details are in the full paper 7 . ever, if this space overhead is still a concern, we n o w describe how it can be reduced further.
Internal Jump-Pointer Arrays
So far we h a v e described how a jump-pointer array can be implemented by creating a new external structure to store the jump pointers as illustrated earlier in Figure 5 . However, there is an existing structure within a B + -Tree that already contains pointers to the leaf nodes, namely, the parents of the leaf nodes. We will refer to these parent nodes as the bottom non-leaf nodes. The child pointers within a bottom non-leaf node correspond to the jump-pointers within a chunk of the external jump-pointer array described in Section 3.2. A key di erence, however, is that there is no easy way to traverse these bottom non-leaf nodes quickly enough to perform prefetching. A potential solution is to connect these bottom non-leaf nodes together in leaf key order using linked-list pointers. Note that this is sometimes done already for concurrency control purposes 22 . Figure 6 illustrates the internal jump-pointer array. Note that leaf nodes do not contain back-pointers to their positions within their parents. It turns out that such pointers are not necessary for this internal implementation, because the position will be determined during the search for the starting key. I f w e simply retain the result of the bottom non-leaf node's binary search, we will have the position to initiate the prefetching appropriately.
This approach is attractive with respect to space overhead, since the only overhead is one additional pointer per bottom non-leaf node. The overhead of updating this pointer should be insigni cant, because it only needs to be changed in the rare event that a bottom non-leaf node splits or is deleted. One potential limitation of this approach, however, is that the length of a chunk" in this jump-pointer array is dictated by the B + -Tree structure, and may not be easily adjusted to satisfy large prefetch distance requirements e.g., for hiding disk latencies.
In the remainder of this paper, we will use the notations peB + -Tree" and piB + -Tree" to refer to pB + -Trees with external and internal jump-pointer arrays, respectively. Further details on the algorithms using external and internal jump pointer arrays can be found in the full paper 7 .
EXPERIMENTAL RESULTS
To facilitate comparisons with CSB + -Trees, we present our experimental results in a main-memory database environment. We begin by describing the framework for the experiments, including our performance simulator and the implementation details of the index structures that we compare. The three subsections that follow present our experimental results for index search, index scan, and updates. Finally, w e present a detailed cache performance study for a few of our earlier experiments.
Experimental Framework
Machine Model. We e v aluate the performance impact of Prefetching B + -Trees through detailed simulations of fully-functional executables running on a state-of-the-art machine. Since the gap between processor and memory speeds is continuing to increase dramatically with each new generation of machines, it is important to focus on the performance characteristics of machines in the near future rather than in the past. Hence we base our memory hierarchy o n the Compaq ES40 8 one of the most advanced computer systems announced to date, but we update it slightly to include a dynamically-scheduled, superscalar processor similar to the MIPS R10000 23 running at a clock rate of 1 GHz. The simulator performs a cycle-by-cycle simulation, modeling the rich details of the processor including the pipeline, register renaming, the reorder bu er, branch prediction, branching penalties, the memory hierarchy including all forms of contention, etc. Table 2 shows the key parameters of the simulator. Given the parameters in Table 2 , one can see that the normalized memory bandwidth B|i.e. the number of cache misses to memory that can be serviced simultaneously|is: We compiled our C source code into MIPS executables using version 2.95.2 of the gcc compiler with optimization ags enabled. We added prefetch instructions to the source code by hand, using the gcc ASM macro to translate these directly into valid MIPS prefetch instructions. -Tree search performance within a node 20 , we only implemented standard binary search for all the trees studied because our focus is on memory performance which is the primary bottleneck, as shown earlier in Figure 1 .
Our pB + -Tree techniques improve performance over a range of key, pointer, and tupleID sizes. For concreteness, we report experimental results where the keys, pointers, and tupleIDs are 4 bytes each, as was done in previous studies 19, 20 Our sensitivity analysis 7 showed that selecting c = 1 through 32 results in similar scan performance.
Search Performance
We rst evaluate index search performance for B Varying the number of leaf nodes. Figure 7 shows the execution time of 100K random searches after bulkloading 10K, 30K, 100K, 300K, 1M, 3M, and 10M keys into the trees nodes are 100 full except the root. 5 In the experi- 5 Note that throughout this paper, K" and M" correspond to 1000 ments shown in Figure 7a , search operations are performed one immediately after another the warm cache" case; whereas in the experiments shown in Figure 7b , the cache is cleared between each search the cold cache" case. Depending on the operations performed between the searches, the real-world performance of an index search w ould lie in between the two extremes: closer to the warm cache case for index joins, while often closer to the cold cache case for single value selections. From these experiments, we see that: i the B + -Tree has the worst performance; ii the trees with wider nodes and prefetching support pB -Tree is between a factor of 1.14 to 1.28 once the tree no longer ts in the L2 cache. Likewise, the cold cache speedups are 1.32 to 1.55 and 1.14 to 1.34, respectively.
The cold cache curves provide insight i n to the index search performance. The trend of every single curve is clearly shown in the cold cache experiment: the curves all increase in discrete large steps, and within the same step they increase only slightly. The large steps for a curve occur when the number of levels in the tree increases. This can be veri ed by examining Table 3 , which depicts the number of levels in the tree for each data point plotted in Figure 7 . Within a step, additional leaf nodes result in more keys in the root node the other nodes in the tree remain full, which in turn increases the cost to search the root. The step-up trend is blurred in the warm cache curves because the top levels of the tree may remain in the cache. For di erent curves, we can see that generally the higher the tree structure, the larger the search cost; when trees are of the same height, the smaller node size yields better performance. We and 1,000,000, respectively, except for when we refer to the size of a memory structure e.g., a cache, in which case they correspond to 1024 and 1,048,576, respectively. conclude that the performance gains for wider nodes stem mainly from the resulting decrease in tree height.
Another observation worth mentioning is that when the number of levels are the same, the p Varying the bulkload factor. Figure 8 shows the effect on search performance of varying the bulkload factor.
All the trees are bulkloaded with 3M hkey, tupleIDi pairs, with bulkload factors of 60, 70, 80, 90, and 100. Because the actual number of used entries in leaf nodes in an experiment is the product of the bulkload factor and the maximum number of slots rounded to the nearest integer, we computed and used the true percentage of used entries when plotting the data|hence they may not be aligned with the target bulkload factors. As in the previous experiments, Figure 8 In the cold cache experiment, we see a step-down pattern in the curves: the steps correspond to the numb e r o f l e v els in the trees, since the tree height decreases in a step-wise fashion as the bulkload factor increases. Within a step, however, the curves increase slightly. This is because in our bulkload algorithms, the bulkload factor also determines the numb e r o f k eys in non-leaf nodes. So the larger the bulkload factor, the larger the number of keys in each non-root node, and hence the larger the key comparison cost.
In the full paper 7 , we also present experimental results for mature trees 20 , created by bulkloading 10 of the hkey, tupleIDi pairs and then inserting the remaining 90.
We nd similar performance for mature trees as for trees immediately after bulkloads.
Searches on trees with jump-pointer arrays. Our next experiment determines whether the di erent structures for speeding up range scans have an impact on search performance. We use node width w = 8 for these experiments, be- -Tree su ers from having one more level than the other two trees, but otherwise both the warm and cold cache performances are basically the same for all three trees, over the entire range of 10K to 10M keys.
Range Scan Performance
In our next set of experiments, we e v aluate the e ectiveness of our techniques for improving range scan performance. Varying the range size and the bulkload factor. Figure 10 shows the execution time of range scans while varying a the number of tupleIDs to scan per request i.e. the size of the range, or b the bulkload factor. Because of the large performance gains for pB + -Trees, the execution time is shown on a logarithmic scale. In Figure 10a , the trees are bulkloaded with 3M hkey, tupleIDi pairs, using a 100 bulkload factor. Then 100 random starting keys are selected, and a range scan is requested for m tupleIDs starting at that starting key value, for m = 10, 100, 1K, 10K, 100K, and 1M. The execution time plotted for each m is the total for the 100 starting keys. In Figure 10b random starting keys are then selected, and a range scan is requested for 1000 tuple IDs starting at that value. Between the range scan requests, the caches are cleared to more accurately re ect scenarios in which range scan requests are interleaved with other database operations or application programs which w ould tend to evict any cache-resident nodes.
As we see in Figure 10 -Trees achieve a factor of 6.5 to 8.7 speedup over standard B + -Trees for range scans of 1K to 1M tupleIDs. As the bulkload factor decreases, the number of leaf nodes to be scanned increases since we m ust skip an increasing number of empty slots, and hence our prefetching schemes achieve e v en larger speedups. -Trees achieve nearly identical performance, there does not appear to be a compelling need to build an external rather than an internal jump-pointer array, at least for these system parameters. Note that this conclusion depends upon the ratio of w and k; in other scenarios with di erent ratios|e.g., when prefetching to hide disk as well as memory latencies|the exibility of an external jump-pointer array m a y be needed. When scanning far fewer than 1K tupleIDs, however, the startup cost of our prefetching schemes becomes noticeable. This suggests a scheme where jump-pointer arrays are only exploited for prefetching if the expected number of tupleIDs within the range is signi cant e.g., 100 or more. This estimate of the range size could be computed either by using standard query optimization techniques such as histograms, or else by simultaneously searching for both the starting and ending keys to see how far apart they are.
Large segmented range scans. We n o w consider the behavior of large range scans. In practice, these large scans are often broken up into smaller segments either to permit other operations and queries to proceed, or else to avoid over owing the return bu er. For example, an indexed scan providing sorted input to a sort-merge join operator will have its return bu er consumed at a rate dependent o n the data pro le of the other input to the join. shows the execution time for performing segmented range scans: each scan consists of a search for the starting key followed by 1000 range scan requests, each of which scans and places into the return bu er the next segment of 1000 hkey, tupleIDi pairs, resulting in a total of 1M pairs. The trees are bulkloaded with 3M hkey, tupleIDi pairs, with bulkload factors ranging from 60 to 100. The reported execution times are the total for 100 segmented range scans, starting from 100 randomly selected starting keys. As we see in Figure 11 , the performance gains for segmented range scans are similar to what we s a w earlier in Figure 10 for non-segmented range scans.
Update Performance
In addition to improving search and scan performance, another one of our goals is to achieve good performance on updates, especially since this had been a problem with earlier cache-sensitive index structures 19, 20 . To quantify the impact of pB + -Trees on update performance, Figure 12 shows the execution time for 100K random insertions or deletions on a tree bulkloaded with 3M hkey, tupleIDi pairs, with bulkload factors ranging from 60 to 100, and with warm caches. The cold cache results exhibit the same trends 7 .
As we see in Figure 12 , all three pB + -Tree schemes i.e. Figure 13a shows that when the bulkload factor is within this range, the number of the 100K insertions that cause node splits is extremely small for each of the pB + -Trees, and is even less than 10 for B + -Trees. Given that Figures 12a and b show similar trends to Figure 8 within this range of bulkload factors, we conclude that the dominant e ect is improved search time for these less-than-full trees.
In contrast, when the trees are full, many insertions will cause node splits, as shown in Figure 13b 
Cache Performance
Finally, our last set of experiments present a more detailed cache performance study, using two representative experiments: one for index search and one for index range scan. A central claim of this paper is that the demonstrated speedups for pB + -Trees are obtained by e ectively limiting the exposed miss latency of previous approaches. In these experiments, we con rm that claim.
Our starting point is the experiments presented earlier in Figure 1 which illustrated the poor cache performance of existing B + -Trees on index search and scan. We reproduce those results now in Figure 14 , along with several variations of our pB + -Trees. The bars on the left labeled search" correspond to the experiment shown earlier in Figure 7a with 10M hkey, tupleIDi pairs bulk-loaded, and the bars on the right labeled scan" correspond to the experiment shown earlier in Figure 10a with 1M tupleIDs scanned.
Each bar in Figure 14 represents execution time normalized to a B + -Tree, and is broken down into the following three categories that explain what happened during all potential graduation slots. 6 The bottom section busy is the number of slots where instructions actually graduate. The other two sections are the number of slots where there is no graduating instruction, broken down into data cache stalls and other stalls. Speci cally, the top section dcache stalls is the number of such slots that are immediately caused by the oldest instruction su ering a data cache miss, and the middle section other stalls is all other slots where instructions do not graduate. Note that the dcache stalls section is only a rst-order approximation of the performance loss due to data cache misses: these delays also exacerbate subsequent data dependence stalls, thereby increasing the number of other stalls.
As we see in Figure 14 
DISCUSSION
We n o w discuss several possible improvements to pB + -Trees and related issues. While our approach of using prefetching to create wider nodes improves search performance by a factor of 1.2 1.5, we still su er a full cache miss latency at each level of the tree. Unfortunately, this is a very di cult problem to solve given: i the data dependence through the child pointer; ii the relatively large fanout of the tree nodes; and iii the fact that it is equally likely that any c hild will be visited assuming uniformly distributed random search k eys. While one might consider prefetching the children or even the grandchildren of a node in parallel with accessing the node, there is a duality b e t w een this and simply creating wider nodes. Compared with our approach, prefetching children or grandchildren su ers from: i additional storage overhead for the children and grandchildren pointers, and ii the restriction that the size" of a node i.e. the number of cache lines prefetched can only grow b y m ultiples of the tree fanout.
Extending the idea of adding pointers to the bottom nonleaf nodes, it is possible to use no additional pointers at all. Potentially, w e could retain all the pointers from the root to the leaf during the search, and then keep moving this set of pointers, sweeping through the entire range prefetching the leaf nodes. Note that with wider nodes, trees are shallower and this scheme may be feasible.
Lehman and Carey, in an early paper on index structures for main memory databases, proposed and studied the TTree 11, 12 . At the time of their study the mid-80's, the T-Tree outperformed the B + -Tree, and was considered the index structure of choice for main memory databases for over a decade. However, more recent studies have shown that the B + -Tree outperforms the T-Tree on modern processors 19 , due in large part to the exponential growth these past 15 years in cache miss latency relative to processor speed.
Previous work has also considered key compression schemes e.g., 4, 6, 9 , in order to pack more keys into an index node. As with CSB + -Trees, these techniques can be used in conjunction with our approach, as desired.
Although our discussions and experiments have focused on main memory databases, pB + -Trees can also be used to improve both the I O performance and the memory performance of disk-resident databases. Because the index node size for a disk-resident database is typically a disk page of 4KB, the fanout is much larger than with main memory indices. This may e ect the bene ts of using even wider nodes for searches. However, our range scan prefetching techniques applied to pages would likely continue to have a signi cant bene t. Furthermore, main memory performance is important e v en for disk-resident databases, so it would be interesting to apply our methods for both cache lines and pages, and quantify the overall performance gains.
CONCLUSIONS
While eliminating child pointers through data layout techniques has been shown to signi cantly improve main memory B + -Tree search performance, a large fraction of the execution time for a search is still spent in data cache stalls, and index insertion performance is hurt by these techniques. Moreover, the cache performance of index scan another important B + -Tree operation has not been studied. In this paper, we explored how prefetching could be used to improve the cache performance of index search, update, and scan operations. We proposed the Prefetching B + -Tree pB + -Tree and evaluated its e ectiveness in modern memory systems.
We showed that the optimal B + -Tree node size is often wider than a cache line on a modern machine, when prefetching is used to retrieve the pieces of a node, e ectively overlapping multiple cache misses. Our results can be summarized as follows:
For index search, this prefetching technique achieves a speedup of 1.27 to 1.55 over the B + -Tree, by decreasing the height of the tree. For index updates insertions and deletions, the technique achieves a speedup of 1.24 to 1.52 over the B + -Tree, due to the faster search and the less frequent node splits with wider nodes. For index scan, the technique achieves a speedup of 3.5 to 3.7 over the B + -Tree, again due to the faster search and wider nodes. Moreover, we proposed jump-pointer arrays, which enable e ective range scan prefetching across node boundaries. Overall, the pB + -Tree achieves a speedup of 6.5 to 8.7 over the B + -Tree for range scans. We proposed two alternative implementations of jump-pointer arrays, with comparable performance. From our results, we conclude that the cache performance of B + -Tree indices can be greatly improved by exploiting the prefetching capabilities of state-of-the-art computer systems. We believe that this work makes an important contribution towards applying prefetching techniques to advantage throughout a DBMS.
